personnel profile
Bill Dally |
|
Research Statement
Dally investigates methods for applying VLSI technology to solve information processing problems. His current projects include network architecture, multicomputer architecture, media-processor architecture, and high-speed (4Gb/s) CMOS signaling. His research involves demonstrating novel concepts with working systems. Previous systems include the MARS Hardware Accelerator, the Torus Routing Chip, the J-Machine, M-Machine, and the Reliable Router. His group has pioneered techniques including fast capability-based addressing, processor coupling, virtual channel flow control, wormhole routing, link-level retry, message-driven processing, and deadlock-free routing.
| Degree | Discipline | Year | School |
|---|---|---|---|
| PhD | 1986 | Caltech |
| Publication Title | Author(s)/Speaker(s) | Open Document |
|---|---|---|
| A 20-Gb/s 0.13- mu m CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexer | Dally, WJ, et. al. | |
| Display All Publications | ||
Membership in National Academies
American Academy of Arts and Sciences, National Academy of Engineering
Academic Honors & Awards
Willard R. and Inez Kerr Bell Professor in the School of Engineering
